

MAR 04 2004

**Carstens,
Yee &
Cahoon, L.L.P.**

13760 Noel Road
Suite 900
Dallas, Texas 75240

OFFICIAL

Main No. (972) 367-2001
Facsimile (972) 367-2002

Facsimile Cover Sheet

To: Commissioner for Patents for Examiner Unknown Group Art Unit 2816	Facsimile No.: 703/872-9306
From: Kit Cruz-Verona for Krista Douthitt Paralegal to Duke Yee	No. of Pages Including Cover Sheet: 6
<p>Message:</p> <p>Enclosed herewith:</p> <ul style="list-style-type: none"> • Transmittal Document; and • Preliminary Amendment. 	
<p>Re: Application No. 10/696,139 Attorney Docket No: YOR920030387US1</p>	
<p>Date: Thursday, March 4, 2004</p>	
<p>Please contact us at (972) 367-2001 if you do not receive all pages indicated above or experience any difficulty in receiving this facsimile.</p>	<p><i>This Facsimile is intended only for the use of the addressee and, if the addressee is a client or their agent, contains privileged and confidential information. If you are not the intended recipient of this facsimile, you have received this facsimile inadvertently and in error. Any review, dissemination, distribution, or copying is strictly prohibited. If you received this facsimile in error, please notify us by telephone and return the facsimile to us immediately.</i></p>

**PLEASE CONFIRM RECEIPT OF THIS TRANSMISSION
BY FAXING A CONFIRMATION TO 972-367-2002.**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Rhee et al.

§ Group Art Unit: 2816

Serial No.: 10/696,139

§ Examiner: Unknown

Filed: October 29, 2003


§ Attorney Docket No.: YOR920030387US1

For: Semidigital Delay-Locked Loop
Using an Analog-Based Finite State
Machine

Certificate of Transmission Under 37 C.F.R. § 1.8(a)

I hereby certify this correspondence is being transmitted via facsimile to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, facsimile number (703) 872-9306 on March 4, 2004.

By:


Kit Cruz-Verona35526
PATENT TRADEMARK OFFICE
CUSTOMER NUMBER

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450


Sir:

ENCLOSED HEREWITH:

- Preliminary amendment.

No fees are believed to be necessary. If, however, any fees are required, I authorize the Commissioner to charge these fees to Deposit Account No. 50-0510. No extension of time is believed to be necessary. If, however, an extension of time is necessary, I authorize the Commissioner to charge the necessary extension fees to Deposit Account No. 50-0510.

Respectfully submitted,


Duke W. Yee
Registration No. 34,285
CARSTENS YEE & CAHOON, LLP
P.O. Box 802334
Dallas, Texas 75380
(972) 367-2001
ATTORNEY FOR APPLICANTS

**RECEIVED
CENTRAL FAX CENTER**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

MAR 04 2004

In re application of: Rhee et al.

§ Group Art Unit: 2816

Serial No.: 10/696,139

§ Examiner: Unknown

Filed: October 29, 2003

§ Attorney Docket No.: YOR920030387US1

For: Semidigital Delay-Locked Loop
Using an Analog-Based Finite State
Machine

Certificate of Transmission Under 37 C.F.R. § 1.8(a)
I hereby certify this correspondence is being transmitted via
facsimile to the Commissioner for Patents, P.O. Box 1450,
Alexandria, VA 22313-1450, facsimile number (703) 872-9306
on March 4, 2004.

By: *Kit Cruz-Vera*
Kit Cruz-Vera

OFFICIAL

PRELIMINARY AMENDMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

No fees are believed to be necessary. If, however, any fees are required, I authorize the Commissioner to charge these fees to Deposit Account No. 50-0510. No extension of time is believed to be necessary. If, however, an extension of time is necessary, I authorize the Commissioner to charge the necessary extension fees to Deposit Account No. 50-0510.

Prior to continued examination of this application, please amend the above-identified application as follows:

IN THE CLAIMS

1. (Original) A semidigital delay-locked loop circuit comprising:

a controllable delay element having a clock input and a phase input, and a clock signal output, wherein signals on the clock signal output have a changing phase controlled by phase data received at the phase input;

a phase detector, a first input, a second input, an up output, a down output, and a data output, wherein data is received at the first input, the second input is connected to the clock signal output, and